ASIC implementation of random number generators using SR latches and its evaluation

Naoya Torii, Hirotaka Kokubo, Dai Yamamoto, Kouichi Itoh, Masahiko Takenaka, Tsutomu Matsumoto

  • 1 Citations

Abstract

A true random number generator (TRNG) is proposed and evaluated by field-programmable gate arrays (FPGA) implementation that generates random numbers by exclusive-ORing (XORing) the outputs of many SR latches (Hata and Ichikawa, IEICE Trans. Inf. Syst. E95-D(2):426–436, 2012). This enables compact implementation and generates high-entropy random numbers. In this paper, we fabricate and evaluate 39 TRNGs using SR latches on 0.18 μm ASICs. Random numbers are generated by XORing the outputs of 256 SR latches. Our TRNGs pass the SP800-90B health tests and the AIS20/31 statistical tests in changing temperatures (from −20 to 60 °C) and voltages (1.80 ± 0.15 V). We also perform an independent and identically distributed (IID) test and calculate min-entropy according to the SP800-90B. With these tests, we are able to confirm that our TRNGs are highly robust against environmental stress. The power consumption and circuit scale of our TRNGs are 0.27 mW and 1240.5 gates, respectively. Our TRNGs that use SR latches are small enough to be implemented in embedded devices.

Original languageEnglish
Article number10
JournalEurasip Journal on Information Security
Volume2016
Issue number1
DOIs
StatePublished - 2016 Dec 1

Fingerprint

Application specific integrated circuits
Entropy
Statistical tests
Field programmable gate arrays (FPGA)
Electric power utilization
Health
Temperature

Keywords

  • AIS20/31
  • Random number generator
  • SP800-90B
  • SR latch

ASJC Scopus subject areas

  • Computer Science Applications
  • Signal Processing

Cite this

ASIC implementation of random number generators using SR latches and its evaluation. / Torii, Naoya; Kokubo, Hirotaka; Yamamoto, Dai; Itoh, Kouichi; Takenaka, Masahiko; Matsumoto, Tsutomu.

In: Eurasip Journal on Information Security, Vol. 2016, No. 1, 10, 01.12.2016.

Research output: Contribution to journalArticle

Torii, Naoya; Kokubo, Hirotaka; Yamamoto, Dai; Itoh, Kouichi; Takenaka, Masahiko; Matsumoto, Tsutomu / ASIC implementation of random number generators using SR latches and its evaluation.

In: Eurasip Journal on Information Security, Vol. 2016, No. 1, 10, 01.12.2016.

Research output: Contribution to journalArticle

@article{94c55fe472304a20bb913b4d7aea7934,
title = "ASIC implementation of random number generators using SR latches and its evaluation",
keywords = "AIS20/31, Random number generator, SP800-90B, SR latch",
author = "Naoya Torii and Hirotaka Kokubo and Dai Yamamoto and Kouichi Itoh and Masahiko Takenaka and Tsutomu Matsumoto",
year = "2016",
month = "12",
doi = "10.1186/s13635-016-0036-1",
volume = "2016",
journal = "Eurasip Journal on Information Security",
issn = "1687-4161",
publisher = "Springer Publishing Company",
number = "1",

}

TY - JOUR

T1 - ASIC implementation of random number generators using SR latches and its evaluation

AU - Torii,Naoya

AU - Kokubo,Hirotaka

AU - Yamamoto,Dai

AU - Itoh,Kouichi

AU - Takenaka,Masahiko

AU - Matsumoto,Tsutomu

PY - 2016/12/1

Y1 - 2016/12/1

N2 - A true random number generator (TRNG) is proposed and evaluated by field-programmable gate arrays (FPGA) implementation that generates random numbers by exclusive-ORing (XORing) the outputs of many SR latches (Hata and Ichikawa, IEICE Trans. Inf. Syst. E95-D(2):426–436, 2012). This enables compact implementation and generates high-entropy random numbers. In this paper, we fabricate and evaluate 39 TRNGs using SR latches on 0.18 μm ASICs. Random numbers are generated by XORing the outputs of 256 SR latches. Our TRNGs pass the SP800-90B health tests and the AIS20/31 statistical tests in changing temperatures (from −20 to 60 °C) and voltages (1.80 ± 0.15 V). We also perform an independent and identically distributed (IID) test and calculate min-entropy according to the SP800-90B. With these tests, we are able to confirm that our TRNGs are highly robust against environmental stress. The power consumption and circuit scale of our TRNGs are 0.27 mW and 1240.5 gates, respectively. Our TRNGs that use SR latches are small enough to be implemented in embedded devices.

AB - A true random number generator (TRNG) is proposed and evaluated by field-programmable gate arrays (FPGA) implementation that generates random numbers by exclusive-ORing (XORing) the outputs of many SR latches (Hata and Ichikawa, IEICE Trans. Inf. Syst. E95-D(2):426–436, 2012). This enables compact implementation and generates high-entropy random numbers. In this paper, we fabricate and evaluate 39 TRNGs using SR latches on 0.18 μm ASICs. Random numbers are generated by XORing the outputs of 256 SR latches. Our TRNGs pass the SP800-90B health tests and the AIS20/31 statistical tests in changing temperatures (from −20 to 60 °C) and voltages (1.80 ± 0.15 V). We also perform an independent and identically distributed (IID) test and calculate min-entropy according to the SP800-90B. With these tests, we are able to confirm that our TRNGs are highly robust against environmental stress. The power consumption and circuit scale of our TRNGs are 0.27 mW and 1240.5 gates, respectively. Our TRNGs that use SR latches are small enough to be implemented in embedded devices.

KW - AIS20/31

KW - Random number generator

KW - SP800-90B

KW - SR latch

UR - http://www.scopus.com/inward/record.url?scp=84970024925&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84970024925&partnerID=8YFLogxK

U2 - 10.1186/s13635-016-0036-1

DO - 10.1186/s13635-016-0036-1

M3 - Article

VL - 2016

JO - Eurasip Journal on Information Security

T2 - Eurasip Journal on Information Security

JF - Eurasip Journal on Information Security

SN - 1687-4161

IS - 1

M1 - 10

ER -